Please use this identifier to cite or link to this item:
http://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/12628| Title: | Digital System Design using Verilog HDL (21M11EC211) T-1 February, 2025 (Sem-2) M.Tech. ECE |
| Keywords: | Digital system design Verilog HDL |
| Issue Date: | 2025 |
| Publisher: | Jaypee University of Information Technology, Waknaghat, Solan, H.P. |
| Description: | Subject Code: 21M11EC211 |
| URI: | http://ir.juit.ac.in:8080/jspui/jspui/handle/123456789/12628 |
| Appears in Collections: | M.Tech. |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| Digital System Design using Verilog HDL (21M11EC211) T-1 February, 2025 (Sem-2) M.Tech. ECE.pdf | 34.93 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.