


Published in IET Circuits, Devices & Systems
 Received on 26th June 2009
 Revised on 20th December 2009
 doi: 10.1049/iet-cds.2009.0167



Voltage-mode cascadable all-pass sections with two grounded passive components and one active element

S. Maheshwari¹ J. Mohan² D.S. Chauhan³

¹Department of Electronics Engineering, Z. H. College of Engineering and Technology, Aligarh Muslim University, Aligarh-202002, India

²Department of Electronics and Communications, Jaypee University of Information Technology, Waknaghat, Solan-173215, India

³Department of Electrical Engineering, Institute of Technology, Banaras Hindu University, Varanasi-221005 India

E-mail: jitendramv2000@rediffmail.com

Abstract: Two new first-order voltage-mode (VM) cascadable all-pass sections are proposed using a single, active element and two grounded passive components, ideal for IC implementation. The active element used is a fully differential current conveyor. All the circuits possess high input and low output impedances, which is a desirable feature for VM circuits. The proposed circuits are verified through PSPICE simulation results. The circuits have useful analogue signal processing applications in n th-order all-pass filter and multiphase oscillator.

1 Introduction

In quest of higher performance analogue signal processing functions, numerous active elements have evolved during the last decade [1, 2]. The voltage-mode (VM) circuits are ideally characterised by high input and low output impedances for easy cascading within VM systems without additional voltage buffers. An analogue signal processing function so well researched in the literature has been all-pass filters with bilinear transfer function (first order). Such circuits often form basic block for other more complicated analogue functions like higher order filtering and waveform (sinusoidal, square etc) generation [3–23]. With appropriate impedance levels at both input and output, interfacing and cascading of these circuits become simpler and cost-effective. Moreover, circuits based on grounded passive components are easy to integrate and also reduce parasitic effects [24]. Many of the available VM all-pass sections (APS) do enjoy the isolated feature(s) of grounded components, optimum

components, single active element, high input and low output impedances. However, a careful survey reveals that none of the available works possess all of the above features simultaneously [3–23].

This paper proposes two new first-order VM cascadable APS (CAPSs) using single fully differential second-generation current conveyor (FDCCII). Each circuit possess high input and low output impedances and employs only two passive components, both in grounded form, which are suitable for IC implementation [24]. All these features in the proposed circuits are in contrast to the isolated features in different works as mentioned above [3–23]. As an application, the new CAPSs are used to realise n th-order all-pass filters. Only n -FDCCII, n -grounded capacitors and n -grounded resistors are employed in the design. The PSPICE simulation results using TSMC 0.35- μ m CMOS parameters are given to validate the circuits.

2 Circuit descriptions

FDCCII is an eight-terminal analogue building block with the defining matrix equation of the form

$$\begin{bmatrix} I_{Y1} \\ I_{Y2} \\ I_{Y3} \\ I_{Y4} \\ V_{X+} \\ V_{X-} \\ I_{Z+} \\ I_{Z-} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & -1 & 1 & 0 & 0 & 0 & 0 & 0 \\ -1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \end{bmatrix} \begin{bmatrix} V_{Y1} \\ V_{Y2} \\ V_{Y3} \\ V_{Y4} \\ I_{X+} \\ I_{X-} \\ V_{Z+} \\ V_{Z-} \end{bmatrix} \quad (1)$$

The symbol and CMOS implementation of FDCCII are shown in Fig. 1 [25]. FDCCII is a useful and versatile active element for analogue signal processing [22, 26, 27].

The two proposed cascadable APS using a single FDCCII and two grounded passive components are shown in Figs. 2a and b. The CAPS-I using FDCCII is shown in Fig. 2a, whereas the CAPS-II using FDCCII is shown in Fig. 2b. The two circuits are characterised by the following voltage




Figure 2 Two proposed cascadable APS
a CAPS-I
b CAPS-II




Figure 1 Fully differential second-generation current conveyor
a Symbol
b CMOS implementation

transfer function

$$\frac{V_{OUT}}{V_{IN}} = -\frac{s - (1/RC)}{s + (1/RC)} \quad (2)$$

Equation (2) is the standard first-order all-pass transfer function. The circuits of Fig. 2 thus provides a unity gain at all frequencies and frequency-dependent phase function (Φ) with a value $\Phi = -2 \tan^{-1}(\omega RC)$.

The salient features of the two proposed circuits are high input and low output impedances, single active element and the use of two grounded passive components; the three features are not exhibited together in any of the available works, including the most recent circuits [3–23, 28]. It may be noted that high-pass and low-pass responses are simultaneously available from the circuit of Fig. 2a, at $X+$ and $Z+$ terminals, respectively. Similarly, Fig. 2b also provides high-pass and low-pass responses at $X-$ and $Z-$ terminals, respectively.

It is also worth mentioning that two additional new CAPSs can further be obtained from the proposed circuits by interchanging resistor (R) and capacitor (C). However, these circuits would employ a capacitor at X terminal, thus degrading high-frequency operation. This aspect will not be further elaborated for brevity reasons.

3 Parasitic and non-ideal analysis

3.1 Parasitic effects

A study is next carried out on the effects of various parasitic of the FDCCII used in the proposed circuits. These are port Z parasitic in the form of R_Z/C_Z , port Y parasitic in the form of R_Y/C_Y and port X parasitic in the form of series resistance R_X [22]. The proposed circuits are re-analysed taking into account the above parasitic effects. The voltage transfer function (assuming $R \ll R_Y$ or R_Z and $R_X \ll R$), for the circuits of Figs. 2a and b, is given as

$$\frac{V_{OUT}}{V_{IN}} = -\frac{s - (1/R'(C + C_P))}{s + (1/R'(C + C_P))} \quad (3)$$

where $R' = R + R_X$ (for both Figs. 2a and b) and $C_P = C_{Z+} + C_{Y2}$ for Fig. 2a and $C_P = C_{Z+} + C_{Y1}$ for Fig. 2b.

From (3), it is seen that the gain is unity and the pole-frequency is

$$\omega_o = \frac{1}{R'(C + C_P)} \quad (4)$$

From (3), the parasitic resistance/capacitances merge with the external value. Such a merger does cause slight deviation in circuit's parameters, which can be eliminated by pre-distorting the element values to be used in the circuit. It is seen that the pole-frequency would slightly be deviated

(in deficit) because of these parasitics. The deviation is expected to be small for an integrated FDCCII, the actual value would be given in the 'simulation results'.

3.2 Non-ideal analysis

To account for non-ideal sources, two parameters α and β are introduced where α_i ($i = 1, 2$) accounts for current transfer gains and β_i ($i = 1, 2, 3, 4, 5, 6$) accounts for voltage transfer gains of the FDCCII. These transfer gains differ from unity by the voltage and current tracking errors of the FDCCII. More specifically, $\alpha_i = 1 - \delta_i$ ($|\delta_i| \ll 1$) δ_1 is the current tracking error from $X+$ to $Z+$ and δ_2 is the current tracking error from $X-$ to $Z-$. Similarly, $\beta_i = 1 - \varepsilon_i$ ($|\varepsilon_i| \ll 1$), where voltage tracking errors are ε_1 (from Y_1 to $X+$), ε_2 (from Y_2 to $X+$), ε_3 (from Y_3 to $X+$), ε_4 (from Y_1 to $X-$), ε_5 (from Y_2 to $X-$) and ε_6 (from Y_4 to $X-$). Incorporating the two sources of error, the modified FDCCII port-relationship becomes

$$\begin{bmatrix} I_{Y1} \\ I_{Y2} \\ I_{Y3} \\ I_{Y4} \\ V_{X+} \\ V_{X-} \\ I_{Z+} \\ I_{Z-} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \beta_1 & -\beta_2 & \beta_3 & 0 & 0 & 0 & 0 & 0 \\ -\beta_4 & \beta_5 & 0 & \beta_6 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & \alpha_1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & \alpha_2 & 0 & 0 \end{bmatrix} \begin{bmatrix} V_{Y1} \\ V_{Y2} \\ V_{Y3} \\ V_{Y4} \\ I_{X+} \\ I_{X-} \\ V_{Z+} \\ V_{Z-} \end{bmatrix} \quad (5)$$

The circuits shown in Fig. 2 are analysed using (5) and the non-ideal voltage transfer functions are found as

CAPS-I:

$$\frac{V_{OUT}}{V_{IN}} = -\beta_4 \left(\frac{s - (\alpha_1(\beta_1\beta_5 + \beta_3\beta_5 - \beta_2\beta_4)/\beta_4 CR)}{s + (\alpha_1\beta_2/CR)} \right) \quad (6)$$

CAPS-II:

$$\frac{V_{OUT}}{V_{IN}} = -\beta_2 \left(\frac{s - (\alpha_2(\beta_1\beta_5 + \beta_1\beta_6 - \beta_2\beta_4)/\beta_2 CR)}{s + (\alpha_2\beta_4/CR)} \right) \quad (7)$$

From Table 1, the sensitivities of active and passive components with respect to pole frequency (ω_o) and gain (H) are within unity in magnitude. Thus, the two new CAPSs circuits enjoy attractive active and passive sensitivity performances.

4 Simulation results

The proposed circuits were verified using PSPICE simulation. The FDCCII was realised using CMOS implementation as shown in Fig. 1 [25] and simulated using TSMC 0.35 μm , Level 3 MOSFET parameters as listed in Table 2. The

Table 1 Sensitivity figures with respect to pole frequency (ω_o) and gain (H) for the proposed CAPSs

Circuit	$S_{\alpha_1, \beta_2}^{\omega_o}$	$S_{\alpha_2, \beta_4}^{\omega_o}$	$S_{\beta_1, \beta_3, \beta_5, \beta_6}^{\omega_o}$	$S_{R, C}^{\omega_o}$	$S_{\beta_2}^H$	$S_{\beta_4}^H$	$S_{\alpha_1, \alpha_2, \beta_1, \beta_3, \beta_5, \beta_6, R, C}^H$
CAPS-I	1	0	0	-1	0	-1	0
CAPS-II	0	1	0	-1	-1	0	0

Table 2 0.35- μm level three MOSFET parameters

NMOS
LEVEL = 3; TOX = 7.9E - 9; NSUB = 1E17; GAMMA = 0.5827871; PHI = 0.7; VTO = 0.5445549; DELTA = 0; UO = 436.256147; ETA = 0; THETA = 0.1749684; KP = 2.055786E - 4; VMAX = 8.309444E4; KAPPA = 0.2574081; RSH = 0.0559398; NFS = 1E12; TPG = 1; XJ = 3E - 7; LD = 3.162278E - 11; WD = 7.04672E - 8; CGDO = 2.82E - 10; CGSO = 2.82E - 10; CGBO = 1E - 10; CJ = 1E - 3; PB = 0.9758533; MJ = 0.3448504; CJSW = 3.777852E - 10; MJSW = 0.3508721
PMOS
LEVEL = 3; TOX = 7.9E - 9; NSUB = 1E17; GAMMA = 0.4083894; PHI = 0.7; VTO = -0.7140674; DELTA = 0; UO = 212.2319801; ETA = 9.999762E - 4; THETA = 0.2020774; KP = 6.733755E - 5; VMAX = 1.181551E5; KAPPA = 1.5; RSH = 30.0712458; NFS = 1E12; TPG = -1; XJ = 2E - 7; LD = 5.000001E - 13; WD = 1.249872E - 7; CGDO = 3.09E - 10; CGSO = 3.09E - 10; CGBO = 1E - 10; CJ = 1.419508E - 3; PB = 0.8152753; MJ = 0.5; CJSW = 4.813504E - 10; MJSW = 0.5

aspect ratio of the MOS transistors are listed in Table 3, with the following DC-biasing levels $V_{dd} = -V_{ss} = 3\text{ V}$, $V_{bp} = V_{bn} = 0\text{ V}$ and $I_B = I_{SB} = 1.2\text{ mA}$. The CAPS-I circuit was designed with $C = 50\text{ pF}$ and $R = 1\text{ k}\Omega$. The designed pole frequency was 3.18 MHz. The phase and gain plots are shown in Fig. 3. The phase is found to vary with frequency from 0 to -180° with a value of -90° at the pole frequency, and the pole frequency was found to be 3.11 MHz, which is in error by $\approx 2\%$ with the designed value. The circuit was next used as a phase shifter introducing -90° shift to a sinusoidal voltage input of 1 V peak at 3.11 MHz. The input and output waveforms are given in Fig. 4 which verifies the circuit as a phase shifter. The variation in total harmonic distortion (THD) at the output for varying signal amplitude at 300 KHz was also studied and the results are shown in

Table 3 Transistor aspect ratios for the circuit shown in Fig. 1

Transistors	$W (\mu\text{m})$	$L (\mu\text{m})$
M1–M6	60	4.8
M7–M9, M13	480	4.8
M10–M12, M24	120	4.8
M14, M15, M18, M19, M25, M29, M30, M33, M34	240	2.4
M16, M17, M20, M21, M26, M31, M32, M35, M36	60	2.4
M22, M23, M27, M28	4.8	4.8

Fig. 5. The THD for a wide signal amplitude (few mV to 300 mV) variation is found within 1% at 300 KHz, which increases with higher signal amplitudes. The Fourier spectrum of the output signal, showing a high selectivity for the applied signal frequency (3.11 MHz), is also shown in Fig. 6.

5 Application examples

5.1 n th-order voltage mode all-pass filter

An n th-order voltage mode all-pass filter realisation technique using differential difference current conveyor (DDCC) and FDCCII is available in the literature [27]. Here, the proposed CAPSs are used for realising n th-order all-pass filter as shown in Fig. 7, using only n -FDCCII, n -grounded capacitors and n -grounded resistors. The number of active and passive component count are equal as in [27]. The technique given in [27] does exhibit high input impedance, but the output impedance is not low.

The circuit analysis based on Fig. 7 yields the following transfer function

$$\frac{V_{\text{OUT}(n)}}{V_{\text{IN}}} = (-1)^n \left(\frac{sR_1 C_1 - 1}{sR_1 C_1 + 1} \right) \times \left(\frac{sR_2 C_2 - 1}{sR_2 C_2 + 1} \right) \times \dots \times \left(\frac{sR_n C_n - 1}{sR_n C_n + 1} \right) \quad (8)$$

It may be noted that such a cascade arrangement results in higher order functions with real poles and zeroes. The pole




Figure 3 Simulated gain and phase response for CAPS-I




Figure 4 Input/output waveshapes for CAPS-I at 3.11 MHz




Figure 5 THD variation at output with signal amplitude at 300 kHz




Figure 6 Fourier spectrum of output signal at 3.11 MHz

frequency $\omega_o(n)$ is given by

$$\omega_{o(n)} = \left(\frac{1}{C_1 C_2 \dots C_n R_1 R_2 \dots R_n} \right)^{1/n} \quad (9)$$

To further illustrate the utility, a second-order all-pass filter circuit, shown in Fig. 7, is implemented, taking $n = 2$ (two FDCCII, two grounded resistors and two grounded capacitors). Putting $n = 2$ in (8), the transfer function becomes

$$\frac{V_{OUT(2)}}{V_{IN}} = (-1)^2 \left(\frac{sR_1 C_1 - 1}{sR_1 C_1 + 1} \right) \times \left(\frac{sR_2 C_2 - 1}{sR_2 C_2 + 1} \right) \quad (10)$$

Equation (10) is the second-order all-pass transfer function. The transfer function yields a unity gain at all frequencies. The pole frequency ω_o from (10) is given by

$$\omega_{o(2)} = \left(\frac{1}{C_1 C_2 R_1 R_2} \right)^{1/2} \quad (11)$$

For verification purposes, the circuit was designed with $f_o = 3.18$ MHz, $C_1 = C_2 = 50$ pF and $R_1 = R_2 = 1$ k Ω . The phase and gain plots are shown in Fig. 8. The phase is found to vary with frequency ranged from 0 to -360° with a value of -180° at the pole frequency, and the pole




Figure 7 *nth-order all-pass filter using CAPS-II*




Figure 8 *Gain and phase responses of the second-order all-pass filter obtained from CAPS-II*

frequency was found to be 3.11 MHz, which is in error by $\approx 2\%$ with the designed value. Next, a sinusoidal voltage input of 800 mV peak at 3.11 MHz was applied. The input and output waveforms are obtained as shown in Fig. 9.

To further illustrate the utility, a third-order all-pass filter circuit, shown in Fig. 7, is also implemented, taking $n = 3$ (three FDCCII, three grounded resistors and three grounded capacitors). Putting $n = 3$ in (8), the transfer function becomes

$$\frac{V_{OUT(3)}}{V_{IN}} = (-1)^3 \left(\frac{sR_1C_1 - 1}{sR_1C_1 + 1} \right) \times \left(\frac{sR_2C_2 - 1}{sR_2C_2 + 1} \right) \times \left(\frac{sR_3C_3 - 1}{sR_3C_3 + 1} \right) \quad (12)$$

Equation (12) is the third-order all-pass transfer function. The transfer function yields a unity gain at all frequencies. The pole frequency ω_o from (12) is given by

$$\omega_{o(3)} = \left(\frac{1}{C_1C_2C_3R_1R_2R_3} \right)^{1/3} \quad (13)$$

The third-order all-pass circuit was designed with $f_o = 3.18$ MHz, $C_1 = C_2 = C_3 = 50$ pF and $R_1 = R_2 = R_3 = 1$ k Ω . The phase and gain plots are shown in Fig. 10. The phase is found to vary with frequency ranged from 0 to -540° with a value of -270° at the pole frequency, and the pole frequency was found to be 3.11 MHz, which is in error by $\approx 2\%$ with the designed value.




Figure 9 *Input/output waveshapes for CAPS-II at input frequency 3.11 MHz*




Figure 12 Multiphase oscillator using new all-pass sections

and output at Y_2 and X_+ , respectively. The system loop gain (defined V_{OUT}/V_{IN} , Fig. 12) is given by

$$\frac{V_{OUT}}{V_{IN}} = (-1)^3 \left(\frac{sR_1C_1 - 1}{sR_1C_1 + 1} \right) \left(\frac{sR_2C_2 - 1}{sR_2C_2 + 1} \right) \quad (18)$$

If loop gain is set to unity at $s = j\omega$, the circuit shown in Fig. 12 can be set to provide a multi-phase sinusoidal oscillation with oscillation frequency as

$$\omega_o = \left(\frac{1}{C_1C_2R_1R_2} \right)^{1/2} \quad (19)$$

The circuit provide three quadrature voltage outputs (V_{OUT1} , V_{OUT2} and V_{OUT3}) whose phasor relationship is shown in Fig. 13.




Figure 13 Phasor diagram of multiphase oscillator




Figure 14 Quadrature voltage outputs of multiphase oscillator

The circuit was designed with $C_1 = C_2 = 1 \text{ nF}$ and $R_1 = R_2 = 1 \text{ k}\Omega$, the theoretical frequency of oscillation was around $f_o = 159 \text{ kHz}$, whereas the simulated values as found from the result was $f_o = 154 \text{ kHz}$. The quadrature oscillations are shown in Fig. 14. This further justifies the workability of new APS.

6 Integration aspects

The integration aspect of the new proposed circuit is next explored. As far as the active element is concerned, its implementation in the CMOS technology is available. The passive elements in the form of resistor and capacitor should also be compatible in the CMOS technology. The resistor can be replaced by active-MOS resistor with an added advantage of electronic control [31]. Similarly, there are techniques of implementing capacitor in the MOS technology [32]. Since the used capacitor is in grounded form, it is further favourable as far as implementation is concerned. Moreover, it further results in reduced associated parasitic, as bottom plate parasitics become ineffective. Thus the proposed circuits are quite suitable for IC implementation. It may be noted that the topic had a very traditional beginning with a single bipolar transistor implementation [33], which has now reached to a point where works have been proposed based on CMOS compatibility [34].

7 Conclusions

This paper has presented two new first-order VM cascadable all-pass filters, each employing one FDCCII and grounded passive components. The salient features of the two proposed circuit are high input and low output impedances, single active element and use of minimum as well as grounded components. These features are not exhibited together in any of the available works [3–23, 28]. As applications, n th-order all-pass filter realisation and multiphase oscillator using proposed VM-CAPS are also given. The proposed circuits are verified through PSPICE simulations using TSMC 0.35 μm CMOS parameters. IC implementation of these circuits for commercial use is an open area for further study.

8 Acknowledgments

The authors are thankful to the anonymous reviewers for useful comments that helped to improve the paper. The authors are also grateful to the editor, Prof. Asim Ray, for enabling timely review and his recommendation.

9 References

- [1] BIOLEK D., SENANI R., BIOLKOVA V., KOLKA Z.: 'Active elements for analog signal processing: classification, review, and new proposals', *Radioengineering*, 2008, **17**, pp. 15–32
- [2] GIFT S.J.G., MAUNDY B.: 'A novel circuit element and its application in signal amplification', *Int. J. Circuits Theory Appl.*, 2008, **36**, pp. 219–231
- [3] SOLIMAN A.M.: 'Generation of current conveyor-based all-pass filters from op amp-based circuits', *IEEE Trans. Circuits Systems II Analog Digital Signal Process.*, 1997, **44**, pp. 324–330
- [4] SOLIMAN A.M.: 'Inductorless realization of an all-pass transfer function using the current conveyor', *IEEE Trans. Circuits Theory*, 1973, **20**, pp. 80–81
- [5] PAL K.: 'Realization of current conveyor all-pass network', *Int. J. Electron.*, 1981, **50**, pp. 165–168
- [6] HIGASHIMURA M., FUKUI Y.: 'Realization of all-pass network using a current conveyor', *Int. J. Electron.*, 1988, **65**, pp. 249–250
- [7] HORNG J.W.: 'Current conveyors based all-pass filters and quadrature oscillators employing grounded capacitors and resistors', *Comput. Electr. Eng.*, 2005, **31**, pp. 81–92
- [8] MAHESHWARI S.: 'High input impedance VM-APSs with grounded passive elements', *IET Circuits Devices Syst.*, 2007, **1**, pp. 72–78
- [9] MAHESHWARI S.: 'High input impedance voltage-mode first-order all-pass sections', *Int. J. Circuits Theory Appl.*, 2008, **36**, pp. 511–512
- [10] CICEKOGLU O., KUNTMAN H., BERK S.: 'All-pass filters using a single current conveyor', *Int. J. Electron.*, 1999, **86**, pp. 947–955
- [11] KHAN I.A., MAHESHWARI S.: 'Simple first order all-pass section using a single CCII', *Int. J. Electron.*, 2000, **87**, pp. 303–306
- [12] TOKER A., ÖZCAN S., KUNTMAN H., ÇIÇEKOGLU O.: 'Supplementary all-pass sections with reduced number of passive elements using a single current conveyor', *Int. J. Electron.*, 2001, **88**, pp. 969–976
- [13] METIN B., TOKER A., TERZIOGLU H., CICEKOGLU O.: 'A new all-pass section for high-performance signal processing with a single CCII-', *Frequenz*, 2003, **57**, pp. 241–243
- [14] PANDEY N., PAUL S.K.: 'All-pass filters based on CCII- and CCCII-', *Int. J. Electron.*, 2004, **91**, pp. 485–489
- [15] MAHESHWARI S.: 'New voltage and current-mode APS using current controlled conveyor', *Int. J. Electron.*, 2004, **91**, pp. 735–743
- [16] PAL K., RANA S.: 'Some new first-order all-pass realizations using CCII', *Act. Passive Electron. Compon.*, 2004, **27**, pp. 91–94
- [17] METIN B., CICEKOGLU O.: 'Component reduced all-pass filter with a grounded capacitor and high impedance input', *Int. J. Electron.*, 2009, **96**, pp. 445–455
- [18] MAHESHWARI S., KHAN I.A.: 'Novel first order all-pass sections using a single CCIII', *Int. J. Electron.*, 2001, **88**, pp. 773–778
- [19] MAHESHWARI S.: 'Voltage-mode all-pass filters including minimum component count circuits', *Act. Passive Electron. Compon.*, 2007, **2007**, pp. 1–5
- [20] HORNG J.W., HOU C.L., CHANG C.M., LIN Y.T., SHIU I.C., CHIU W.Y.: 'First-order all-pass filter and sinusoidal oscillators using DDCCs', *Int. J. Electron.*, 2006, **93**, pp. 457–466
- [21] IBRAHIM M.A., KUNTMAN H., CICEKOGLU O.: 'First-order all-pass filter canonical in the number of resistors and capacitors employing a single DDCC', *Circuits, Syst. Signal Process.*, 2003, **22**, pp. 525–536
- [22] MAHESHWARI S., KHAN I.A., MOHAN J.: 'Grounded capacitor first-order filters including canonical forms', *J. Circuits Syst. Comput.*, 2006, **15**, pp. 289–300

- [23] MINAEIS, CICEKOGLU O.: 'A resistorless realization of the first order all-pass filter', *Int. J. Electron.*, 2006, **93**, pp. 177–183
- [24] BHUSAN M., NEWCOMB R.W.: 'Grounding of capacitors in integrated circuits', *Electron. Lett.*, 1967, **3**, pp. 148–149
- [25] EL-ADWAY A.A., SOLIMAN A.M., ELWAN H.O.: 'A novel fully differential current conveyor and its application for analog VLSI', *IEEE Trans. Circuits Syst. II Analog Digital Signal Process.*, 2000, **47**, pp. 306–313
- [26] CHANG C.M., AL-HASHIMI B.M., WANG C.I., HUNG C.W.: 'Single fully differential current conveyor biquad filters', *IEE Proc. Circuits, Devices Syst.*, 2003, **150**, pp. 394–398
- [27] CHANG C.M., SOLIMAN A.M., SWAMY M.N.S.: 'Analytical synthesis of low sensitivity high-order voltage-mode DDCC and FDCCII-grounded R and C all-pass filter structures', *IEEE Trans. Circuits Syst. I – Reg. Papers*, 2007, **54**, pp. 1430–1443
- [28] MAHESHWARI S.: 'Analogue signal processing applications using a new circuit topology', *IET Circuits Devices Syst.*, 2009, **3**, pp. 106–115
- [29] CHIU W.Y., HORNG J.W., YANG S.S.: 'High-input impedance voltage-mode universal biquadratic filter with one input and five outputs using DDCCs'. Proc. Fourth IEEE Int. Symp. on Electronic Design, Test and Applications, DELTA, Hong Kong, January 2008, pp. 346–350
- [30] GIFT S.J.G.: 'The application of all-pass filters in the design of multiphase sinusoidal systems', *Microelectron. J.*, 2000, **31**, pp. 9–13
- [31] WILSON G., CHAN P.K.: 'Novel voltage controlled grounded resistor', *Electron. Lett.*, 1989, **25**, pp. 1725–1726
- [32] ALLEN P.E., HOLBERG D.R.: 'CMOS analog circuit design' (Oxford University Press, 2002, 2004, 2nd edn.)
- [33] ARONHIME P.: 'A one-transistor all-pass network', *Proc. IEEE (Letters)*, 1967, **45**, pp. 445–446
- [34] MAUNDY B.J., ARONHIME P.: 'A novel CMOS first-order all-pass filter', *Int. J. Electron.*, 2002, **89**, pp. 739–743