JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT TEST -2 EXAMINATION- 2025

Ph.D.

COURSE CODE (CREDITS): 19P1WEC101 (3)

MAX. MARKS: 25

COURSE NAME: RECONFIGURABLE COMPUTING

COURSE INSTRUCTORS: Dr. Harsh Sohal

MAX. TIME: 1 Hour 30 Min

Note: (a) All questions are compulsory.

(b) The candidate is allowed to make Suitable numeric assumptions wherever required for solving problems

Q.No	Question	CO	Marks
Q1	Configurable Logic Blocks (CLBs) usually contain more than one		5
	Look Up Table (LUT). Justify. How to connect CLB to wires?	:	
Q2	For what class of circuits, maximum benefit is achieved due to fault	!	4
	collapsing and when the benefits are less? What is the typical number	!	
	for test patterns required to test these classes of circuits?	:	
Q3	Write short note on:	:	6
	a) What is a FPGA fabric?		
	b) Why do flexibility and topology matter in Reconfigurable		!
	Interconnect?		
Q4	If FPGA doesn't know which CLBs will be connected, where does it	<u> </u>	5
	put wires? How do FPGAs connect wires together?		!
Q5	Which type of FPGA is better suited for rapid system prototyping	•	5
	applications? The different points of Generic FPGA architecture is	ı	
	shown in Fig 1 below. Explain each marked points and give brief of		
	every system.		

