JAYPEE UNIVERSITY OF INFORMATION TECHNOLOGY, WAKNAGHAT TEST -2 EXAMINATION- 2024

MSc -3rd Semester (Physics)

COURSE CODE (CREDITS): 24MS3PH301 (3)

MAX. MARKS: 25

COURSE NAME: Electronics-II


COURSE INSTRUCTORS: SKK

MAX. TIME: 1 Hour 30 Minutes

Note: (a) All questions are compulsory.

(b) The candidate is allowed to make Suitable numeric assumptions wherever required for solving problems

Q.No	Question								Marks
1	Define a 1-Bit memory cell and its working with block diagrams								3
	in any els		nest and desired				A Ph		ea citros es esta
2	Explain the minimization process of SOP and POS 2x2 K Maps with suitable								5
	examples								
3	Differentiate between D-Type and T-Type flip-flop s with block diagrams and								4
	truth tables								
4	Design a R-S flip flop with the following characteristic table								4
					Truth table for decoder				
	Characterist					Q_{n+1}	Y_{I}	v decoder	
	1	CK	S	R	Q_n	0	1	Y ₂	
		0	0	0	0	1	· ×	×	
		0	0	0	1	Ó	Î	1	
		0	0		0	1	×	×	
	No.	0	0	1	0	0	1		
	V.	0		0	1	1	×		
	t gen	0	1	1	0	0	1	×1	
0	4	0		i		1	×	1}*	
	1	1	0	0	0	0	1	×	
		Barriel and	0	0	1	1	×	1	
	ř.	l	0	1	0	0		×	
		1.50	0	1	1	0	1	0	
		1	1	. 0	0	1	0		
		1	1	0	1	1	×	1	and Montree Course
		1	1	1	0	×	×	×} **	
		1	1	1	1	×	×	×∫	
	*S = R = 1 can happen with no clock.								
	** $S = R = 1$ must not happen.								
	Section Section Contract Contr								
					Page 1 o	f 2			



Page 2 of 2